

CLAIMS

Now, therefore, the following is claimed:

- Sub
A2
1. A computer system for efficiently executing instructions of computer programs, comprising:
- processing circuitry configured to execute instructions from one of a plurality of programs, said processing circuitry further configured to stop executing said one program during a first context switch in response to a first context switch command and to resume executing said one program during a second context switch in response to a second context switch command;
- cache memory;
- computer memory having a plurality of addresses; and
- memory control circuitry coupled to said processing circuitry, said memory control circuitry, in response to said second context switch command, configured to identify one of said addresses of said computer memory that is storing a data value previously used to execute an instruction of said one computer program prior to said first context switch, said memory control circuitry further configured to retrieve said data value from said computer memory in response to said second context switch command and to store said retrieved data value in said cache memory.
2. The system of claim 1, wherein said processing circuitry is further configured to execute instructions of another of said computer programs in response to said first context switch command.

1 3. The system of claim 1, wherein said memory control circuitry is further
2 configured to determine, in response to said second context switch command, whether
3 said data value was utilized by said processing circuitry to execute an instruction
4 within a specified time period prior to said first context switch.

1 4. The system of claim 1, wherein said memory control circuitry is
2 configured to maintain a plurality of mappings, each of said mappings respectively
3 correlating a data value stored in said cache memory with one of said memory
4 addresses of said computer memory, said memory control circuitry further configured
5 to maintain a bit of information that is associated with one of said mappings, said
6 memory control circuitry configured to assert said bit when a data value correlated
7 with a computer memory address via said one mapping is utilized to execute an
8 instruction of said one program, said memory control circuitry further configured to
9 deassert said bit periodically.

1 5. The system of claim 4, wherein said memory control circuitry is further
2 configured to determine, in response to said second context switch command and
3 based on said bit, whether said data value was recently utilized by said processing
4 circuitry to execute an instruction prior to said first context switch.

1 6. The system of claim 5, wherein said memory control circuitry is further
2 configured to store said mappings and said bit to said computer memory in response
3 to said first context switch command and to retrieve said mappings and said bit from
4 said computer memory in response to said second context switch command.

1 7. A computer system for efficiently executing instructions of computer
2 programs, comprising:
3 processing circuitry configured to execute instructions from one of a plurality
4 of programs, said processing circuitry further configured to stop executing said one
5 program during a first context switch in response to a first context switch command
6 and to resume executing said one program during a second context switch in response
7 to a second context switch command;
8 cache memory;
9 computer memory having a plurality of addresses; and
10 memory control circuitry coupled to said processing circuitry, said memory
11 control circuitry configured to maintain a plurality of mappings, said mappings
12 respectively correlating data values stored in said cache memory with said memory
13 addresses of said computer memory, said memory control circuitry configured to store
14 said mappings in said computer memory in response to said first context switch
15 command and to retrieve data values from said addresses that are identified by said
16 mappings stored in said computer memory in response to said second context switch
17 command, said memory control circuitry further configured to store in said cache
18 memory said retrieved data values.

1 8. The system of claim 7, wherein said processing circuitry is further
2 configured to execute instructions of another of said computer programs in response
3 to said first context switch command.

1 9. The system of claim 7, wherein said memory control circuitry is further
2 configured to maintain utilization data indicative of which of said memory addresses
3 are storing data values accessed within a specified time period prior to said first
4 context switch, and wherein said memory control circuitry, based on said mappings
5 and said utilization data, is further configured to select for retrieval data values
6 identified by one of said mappings and accessed within said specified time period,
7 wherein each of said retrieved data values is a data value selected by said memory
8 control circuitry based on said utilization data.

1 10. The system of claim 9, wherein said memory control circuitry is further
2 configured to store said utilization data in said computer memory in response to said
3 first context switch command and to retrieve said utilization data and said mappings
4 in response to said second context switch command.

1 11. The system of claim 9, wherein said utilization data is a plurality of
2 bits respectively associated with said mappings, wherein said memory control
3 circuitry, for each data value accessed by said memory control circuitry, is configured
4 to assert the bit associated with the mapping that correlates said each data value with
5 one of said computer memory addresses, and wherein said memory control circuitry is
6 configured to periodically deassert each of said plurality of bits.

1 12. A method for efficiently executing instructions of computer programs,
2 comprising the steps of:
3 executing a plurality of computer programs in an interleaved fashion;
4 switching which of said computer programs is being executed in said
5 executing step;
6 storing, prior to said switching step, at an address in computer memory a data
7 value utilized in said executing step;
8 identifying said address in response to said switching step;
9 retrieving said data value from said address based on said identifying step and
10 in response to said switching step;
11 storing said retrieved data value in cache memory; and
12 retrieving said data value from said cache memory in response to said
13 executing step.

1 13. The method of claim 12, wherein said executing step further includes
2 the step of executing instructions of a computer program in response to said switching
3 step, and wherein said method further comprises the steps of:
4 determining that said address is storing a data value previously utilized in said
5 executing step to execute an instruction of said computer program; and
6 performing said identifying step based on said determining step.

1 14. The method of claim 12, further comprising the steps of:
 2 correlating, respectively, data values stored in said cache memory with
 3 addresses of said computer memory;
 4 asserting a bit each time a data value correlated with said address identified in
 5 said identifying step is accessed in response to said executing step; and
 6 periodically deasserting said bit.

1 15. The method of claim 14, wherein said executing step further includes
 2 the step of executing instructions of a computer program in response to said switching
 3 step, and wherein said method further comprises the steps of:
 4 determining, based on said bit, that said address identified in said identifying
 5 step is storing a data value previously utilized in said executing step to execute an
 6 instruction of said computer program; and
 7 performing said identifying step based on said determining step.

1 16. A method for efficiently executing instructions of computer programs,
2 comprising the steps of:
3 executing instructions from a computer program;
4 halting said executing step during a first context switch in response to a first
5 context switch command;
6 resuming said executing step during a second context switch in response to a
7 second context switch command;
8 maintaining a plurality of mappings;
9 correlating, via said mappings, data values stored in a cache memory with
10 memory addresses of computer memory outside of said cache memory;
11 storing said mappings in said computer memory in response to said first
12 context switch command;
13 retrieving, based on said mappings and in response to said second context
14 switch command, at least one data value from at least one of said addresses identified
15 by said mappings; and
16 storing said at least one retrieved data value in said cache memory.

1 17. The method of claim 16, further comprising the steps of:
2 maintaining utilization data indicative of which of said memory addresses are
3 storing data values accessed within a specified time period prior to said first context
4 switch; and
5 selecting, based on said mappings and said utilization data, data values
6 accessed within said specified time period,
7 wherein said retrieving step includes the step of retrieving each data value
8 selected in said selecting step.

1 18. The method of claim 17, further comprising the steps of:
2 storing said utilization data in said computer memory in response to said first
3 context switch command; and
4 retrieving said utilization data and said mappings in response to said second
5 context switch command.

1 19. The method of claim 17, wherein said utilization data is a plurality of
2 bits respectively associated with said mappings, and wherein said method further
3 comprises the steps of:
4 asserting each of said bits associated respectively with each of said mappings
5 that identifies a data value accessed in response to said executing step; and
6 periodically deasserting each of said bits.

add
A2

add
B1